

# Design of All-Optical Contention Detection and Resolution for 40-Gb/s Label-Switched Routers

L. Stampoulidis, *Student Member, IEEE*, E. Kehayas, *Student Member, IEEE*, K. Vyrsoinos, *Student Member, IEEE*, D. Apostolopoulos, *Student Member, IEEE*, and H. Avramopoulos

**Abstract**—We present a new scheme for all-optical contention detection and time-domain contention resolution of optical packets in label-switched routers that employ all-optical label recognition. The contention detection subsystem provides all the necessary control signals required to drive an optically controlled buffer which employs  $1 \times 2$  optical switching elements and an optical fiber delay line. The state of the buffer is dynamically controlled on a per-packet basis with all the decisions and processing performed in the optical domain. Physical layer simulations show successful buffering and forwarding of 40-Gb/s optical packets with 2-dB power penalty.

**Index Terms**—All-optical signal processing, buffering, contention resolution, optical label swapping, optical logic, optical packet switching, semiconductor optical amplifier (SOA).

## I. INTRODUCTION

RECENT advances in communications standards, such as the introduction of multiprotocol label switching and all-optical label swapping (AOLS) have enabled the integration of the IP layer with the optical layer. In this context, research has been focused on identifying the functionalities required for AOLS and key technologies were developed for their realization [1]. However, three major challenges have haunted the effort towards realizing true AOLS, posing specific requirements on both design and implementation; the lack of functional optical circuit designs, the lack of optical memory elements, and the immaturity of photonic integration. Adapting to this reality, AOLS routers have been designed, shifting complex functionalities related to label processing, buffering, and contention resolution to the electronic layer [1], [2].

The advances in photonic technology have verified that the realization of functionalities requiring intelligence and processing power directly in the optical domain is not an elusive target. In the case of label processing, optical XOR correlation has been a standard all-optical technique designed for employment in a full-scale AOLS system [3], whereas robust, all-optical solutions for on-the-fly contention resolution and buffering have only been presented as stand-alone applications [4], [5]. Time-domain contention resolution has been demonstrated only once implementing an all-optical recirculating buffer [5]. Although promising, the technique cannot avoid packet collisions for successive contentions.

Manuscript received April 12, 2006; revised September 5, 2006. This work was supported by the European Commission through Project IST-LASAGNE (507509) and Project e-Photon/ONe+ (027497).

The authors are with the Department of Electrical and Computer Engineering, National Technical University of Athens, Zografou, GR 15773 Athens, Greece (e-mail: lstamp@mail.ntua.gr).

Digital Object Identifier 10.1109/LPT.2006.886860




Fig. 1. (a) AOLS node architecture with optical label processing and (b) logical design of all-optical contention detection and resolution.

In this letter, we present a new optical circuit design performing all-optical contention detection and resolution exploiting all-optical signal processing suitable for output-buffered AOLS nodes that employ all-optical label extraction and recognition. All the decisions for forwarding or buffering of optical packets are made on-the-fly by optical gates and memory elements [6]. We validate the feasibility of the design through physical layer simulation using our developed model for a commercially available semiconductor optical amplifier-Mach-Zehnder interferometer (SOA-MZI) [7].

## II. CONCEPT

A standard technique to forward optical packets in AOLS nodes [3] is via XOR correlation for label comparison. When a packet enters the AOLS node, its label is optically extracted and compared with a number of locally generated labels. The result of this comparison determines on which wavelength and from which output port the packet will exit the node [Fig. 1(a)]. If the result of the label comparison is the same for two different optical packets, these packets will be converted to the same wavelength and sent to the same output port leading to contention [3]. Here we show how this information can be further exploited to realize contention resolution. Fig. 1(a) shows the logical design of the subsystem. Contention is resolved in two stages; contention is first detected with simple all-optical Boolean logic and second, this logical result is used to control an all-optical

TABLE I  
CONTENTION RESOLUTION TRUTH TABLE

Case	P#1 at input 1	P#2 at input 2	P# 3 in Buffer	Pass	Buffer	Drop
1	0	0	0	-	-	-
2	0	0	1	P #3	0	0
3	0	1	0	P #2	0	0
4	0	1	1	P #2	P #3	0
5	1	0	0	P #1	0	0
6	1	0	1	P #1	P #3	0
7	1	1	0	P #2	P #1	0
8	1	1	1	P #2	P #1	P #3

TABLE II  
CONTENTION DETECTION TRUTH TABLE

Case	XOR #1	XOR #2	AND	XOR
1	0	0	0	0
2	0	1	0	1
3	1	0	0	1
4	1	1	1	0

recirculating buffer to sort out the contenting packets. The contention resolution block consists of a fiber delay line (FDL) and three optical gates configured to operate as  $1 \times 2$  switches. Gate #1 is used to deflect the lowest priority packet inside the buffer; Gate #2 decides whether the buffer content should be discarded or not; and Gate #3 decides whether a packet should exit the buffer or make another recirculation. Table I shows the truth table for the circuit. We note that packet priorities should be first identified based on class of service information embedded in the packet headers, before forwarding the packets to the correct inputs of the contention resolution block. So, we assume that after packet priorities have been identified, Packet #2 enters the contention resolution block from Input 2 whereas Packet #1 enters from Input 1 and Packet #3 is the content of the buffer. We also assume that the buffer capacity is equal to one packet. According to this table, when there is no contention and only one packet appears at the input of the contention resolution block (Cases 3–6), the packet is directly forwarded to the output and the content of the buffer remains unchanged. If there are no packets present at the input (Case 2), the content of the buffer is forwarded to the output. In the case of contention (Cases 7 and 8), Packet #2 is forwarded, the buffer is emptied, and Packet #1 enters the buffer. To realize these functions, the contention detection block should provide the appropriate control signals. Specifically, the contention detection block is an all-optical half-adder (HA), which exploits the information provided by the XOR label comparison of congesting packets whereas optical flip-flops provide the control signals. Table II shows the truth table, realizing the following functions.

- Detection of an empty slot (Case 1). Both outputs of the HA are “0” and all the  $1 \times 2$  switches are operated in the switch state forwarding the buffer content to the output.
- Detection of one incoming packet (Cases 2 and 3). The buffer content is not altered and the incoming packet is forwarded from the input directly to the output. In both cases, the XOR result of the HA is “1” and configures Gate #3 in the unswitch state forcing the buffer content to recirculate.

TABLE III  
BASIC PARAMETERS OF THE SOA-MZI MODEL

Parameter	values	Units
LaserChipLength	$1600 \cdot 10^{-6}$	m
ActiveRegionWidth	$1.2 \cdot 10^{-6}$	m
ActiveRegionThickness	$0.1 \cdot 10^{-6}$	m
ConfinementFactor	0.17	
OpticalCouplingEfficiency	0.5	
MaterialLinewidthEnhancementFactor	6	




Fig. 2. Comparison between simulation and experiment. SOA gain at (a) 200 and (b) 300 mA. Recovery time (c) of supplier and (d) simulation. Insets show 10-Gb/s wavelength conversion. (e) Experimental setup and (f) experimental versus (g) simulation BER for 40-Gb/s packet switching.

- Detection of collision (Case 4). In this case, Gate #2 is operated in the unswitch state, dropping the buffer content, Packet #2 is forwarded to the output and Packet #1 is buffered.

The setup is able to resolve contention for two incoming channels and relies on system cascading for extending to more channels. The scalability of the system, for a  $N \times N$  AOLS node with  $N$  employed wavelengths, i.e., each packet can reach any output only in one wavelength, is  $N \times (N - 1)$ .

### III. SIMULATION MODEL DEVELOPMENT

The complete all-optical system was designed and simulated using a commercially available simulation tool. We designed the SOA-MZI model (Table III) to closely match the experimental behavior of the 40-Gb/s 2R regenerator prototypes developed by Center for Integrated Photonics (C.I.P. U.K.) [7].




Fig. 3. Pulse traces for the simulated scenario: (a) high priority, (b) low priority incoming packets, (c) buffer content, and (d) system output. Simulation BER for back-to-back and system output before and after 2R.

Fig. 2 shows the comparison between experimental and simulation results. Fig. 2(a) and (b) shows static gain measurements of the SOAs within the optical gates, showing good agreement. Fig. 2(c) and (d) shows pump-probe measurements for the gain recovery time of the SOAs. Insets show eye diagrams for experimental and simulated 10-Gb/s wavelength conversion. The response time was measured 25 and 23 ps at  $1/e$  point, experimentally and by the simulation model, respectively. The extinction ratio of the  $1 \times 2$  optical switches was 15 dB. Fig. 2(e) shows the experimental setup used for comparing experiment and simulation in the case when a single SOA-MZI is gated by a continuous-wave packet to switch 40-Gb/s optical packets. Fig. 2(f) and (g) shows the experimental and theoretical bit-error rate (BER) for the 40-Gb/s packets, respectively, with the penalties being 1 dB for both S-port and U-port for the experiment and 1.2 dB for the simulation. To reduce the complexity of our model, the control signal generator was modelled as an optical-electrical converter followed by a pulse generator.

#### IV. RESULTS AND DISCUSSION

Fig. 3 shows time-domain results for a contention resolution scenario between two packet streams at 40 Gb/s. Packet stream *a* and *b* enter the contention resolution block from Input2 and Input1, respectively, *c* is the content of the buffer, and *d* is the common output of the system. P1 and P4 enter simultaneously the contention resolution block. The AND result of the HA forces Gate #1 to operate in the cross state deflecting P4 inside the buffer, whereas P1 appears at the output of the circuit. In the next instance, packet P2 appears at one input of the circuit. The AND result of the HA is now “0” and Gate #2 is operated in the bar state forwarding P4 to Gate #3. The XOR result of the HA being a logical “1” forces Gate #3 to operate in the cross state leading to a recirculation for P4 in the FDL so that P2 can be forwarded to the output without collision. Then two packets ap-

pear at both inputs of the circuit. It is the only case where the AND result of the HA is “1” and Gate #2 is operated in the cross state dropping P4, as we have assumed a packet length FDL. Then P5 enters the buffer, P3 is forwarded to the output and when an empty time slot is detected, all three gates of the buffer are operated in the bar state so that P5 “fills” the empty slot and appears at the output. Fig. 3 shows BER measurements carried out to investigate the penalty induced due to packet propagation through the buffer. The BER curves correspond to the case where an optical packet has completed two recirculations before exiting the buffer. Transmission of the packet through the optical gates leads to patterning effects, and therefore, amplitude modulation of about 2 dB. Due to extinction ratio and optical signal-to-noise ratio degradation, a power penalty of 3 dB was obtained. By suppressing the patterning effects, this penalty is reduced to 2 dB through 2R regeneration. The BER is estimated through the *Q*-factor. The SOA recovery time poses an upper limit to the number of recirculations possible within the fiber buffer. New active components as well as filtering techniques can significantly reduce the patterning effects and improve the cascability of the system [8], [9].

#### V. CONCLUSION

We presented a new design for all-optical contention detection and resolution for AOLS nodes that uses optical gates for intelligent processing. The combination of the contention detection and resolution block provides a buffering system that is configured on a per-packet basis to sort out contenting the packets. The system requires only the result of the label comparison to operate, meaning that no extra overhead in the labels for contention resolution is required.

#### REFERENCES

- [1] D. J. Blumenthal, J. E. Bowers, L. Rau, H.-F. Chou, S. Rangarajan, W. Wang, and K. N. Poulsen, “Optical signal processing for optical packet switching networks,” *IEEE Commun. Mag.*, vol. 41, no. 2, pp. S23–S29, Feb. 2003.
- [2] Z. Pan, M. Y. Jeon, Y. Bansal, J. Cao, J. Taylor, V. Akella, S. Kamei, K. Okamoto, and S. J. B. Yoo, “Packet-by-packet wavelength, time, space-domain contention resolution in an optical-label switching router with 2R regeneration,” *IEEE Photon. Technol. Lett.*, vol. 15, no. 9, pp. 1312–1314, Sep. 2003.
- [3] F. Ramos, E. Kehayas, J. M. Martinez, R. Clavero, J. Marti, L. Stampoulidis, D. Tsiokos, H. Avramopoulos, J. Zhang, P. V. Holm-Nielsen, N. Chi, P. Jeppesen, N. Yan, I. T. Monroy, A. M. J. Koonen, M. T. Hill, Y. Liu, H. J. S. Dorren, R. Van Caenegem, D. Colle, M. Pickavet, and B. Ripsati, “IST-LASAGNE: Towards all-optical label swapping employing optical logic gates and optical flip-flops,” *J. Lightw. Technol.*, vol. 23, no. 10, pp. 2993–3011, Oct. 2005.
- [4] S. Rangarajan, Z. Hu, L. Rau, and D. J. Blumenthal, “All-optical contention resolution with wavelength conversion for asynchronous variable-length 40 Gb/s optical packets,” *IEEE Photon. Technol. Lett.*, vol. 16, no. 2, pp. 689–691, Feb. 2004.
- [5] Y. Liu, M. T. Hill, R. Geldenhuys, N. Calabretta, H. de Waardt, G.-D. Khoe, and H. J. S. Dorren, “Demonstration of a variable optical delay for a recirculating buffer by using all-optical signal processing,” *IEEE Photon. Technol. Lett.*, vol. 16, no. 7, pp. 1748–1750, Jul. 2004.
- [6] M. Takenaka, M. Raburn, K. Takeda, and Y. Nakano, “All-optical packet switching by MMI-BLD optical flip-flop,” in *Proc. OFC 2006*, Anaheim, CA, Paper OTh3.
- [7] G. Maxwell *et al.*, “Very low coupling loss, hybrid-integrated all-optical regenerator with passive assembly,” in *Proc. ECOC’02*, Copenhagen, Denmark, vol. 5, pp. 1–2, Paper PD3.5.
- [8] T. Akiyama, N. Hatori, Y. Nakata, H. Ebe, and M. Sugawara, “Pattern-effect-free semiconductor optical amplifier achieved using quantum dots,” *Electron. Lett.*, vol. 38, no. 19, pp. 1139–1140, Jun. 2004.
- [9] M. L. Nielsen, J. Mørk, J. Sakaguchi, R. Suzuki, and Y. Ueno, “Reduction of nonlinear patterning effects in SOA-based all-optical switches using optical filtering,” in *Proc. OFC 2005*, Anaheim, CA, Paper OThE7.