

20 Gbps BOOLEAN XOR WITH UNI GATE

C. Bintjas (1), M. Kalyvas (1), G. Theophilopoulos (1), T. Stathopoulos (1), H. Avramopoulos (1), L. Occhi (2), L. Schares (2), G. Guekos (2), S. Hansmann (3) and R. Dall'Ara (3)

(1) Department of Electrical and Computer Engineering, National Technical University of Athens, Zographou, GR 15773, Athens, Greece
Email: hav@cc.ece.ntua.gr

(2) Swiss Federal Institute of Technology Zurich, ETH Hoenggerberg
CH-8093 Zurich, Switzerland
Email: guekos@iqe.phys.ethz.ch

(3) Opto Speed SA, CH-6805 Mezzovico, Switzerland
Email: rdallara@optospeed.ch

Abstract: We demonstrate Boolean XOR at 20 Gbit/s using a Semiconductor Optical Amplifier-based Ultrafast Nonlinear Interferometer (UNI). The gate demonstrates low pattern dependence and very low switching energies.

Introduction

The rapid increase in bandwidth demand on telecommunications carriers has resulted in continuing effort to increase the single channel transmission line rate [1]. In order to make practical use of these achievements, it is necessary to be able to carry simple logic operations in the optical domain at the line rate and this in turn has intensified interest in all-optical, ultra-high speed, digital logic and switching [2-3]. Switching devices based on semiconductor optical amplifiers (SOA's) have attracted a lot of attention due to their low switching energies and latencies [4-7]. Recently, a single-arm Ultrafast Nonlinear Interferometer (UNI) gate using a SOA has been demonstrated [8], being capable of Boolean AND up to 100 Gbit/s [9].

For the realization of ultra-high speed, all-optical, signal processing systems, capability to perform dual rail logic operations and in particular Boolean XOR is crucial to build systems such as binary adders [10], data encoders, encryption and comparator circuits. So far the XOR capability has been demonstrated with a SOA-assisted Sagnac gate at up to 10 Gbps [11]. In this communication we report the demonstration of XOR operation at 20 Gbps using the UNI gate with pseudo-data control patterns. Low switching energies and low pattern dependence in the switching is shown.

Experiment

In the present experiment three optical signals were used as inputs into the gate. Controls A and B are the logical inputs to the switch controlling its state while CLK is the clock input. The outcome of the logic XOR of A, B is imprinted on CLK, which is held continuously to a logical 1 on input to the gate. Fig.1 shows the experimental setup. The three optical signals were produced by two packaged, fibre pigtailed, gain switched DFB semiconductor diode lasers, LD1 and LD2, operating at 1545.2 nm and 1554.6 nm. They were driven from a synthesised RF signal generator at 10 GHz and produced 9 ps pulses after linear compression

with a dispersion compensating fiber of total dispersion – 47 ps/nm. LD1 provided the optical clock signal and control A and LD2 provided control signal B. The performance of the gate was evaluated for several control data patterns.




Figure 1: Experimental Setup

Here we show results for control A as a 20 GHz full duty cycle control and control B a 20Gbps pseudo-data signal obtained using a LiNbO₃ modulator, driven from a programmable pulse generator. The repetition rate of the three optical signals was doubled by bit interleaving in a split-relative-delay-and-recombine fiber doubler. The 32 bit-long pseudo-data pattern used in control B, consisted of the sequence 010101010111111101010101000000. The signals from LD1 and LD2 were separated after the repetition frequency doubler with 2 nm tunable filters to form the three optical signals interacting in the UNI and

